View E0C6008_1947379.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

seiko epson corporation 1 pf915-03 micro mini E0C6008 4-bit single chip microcomputer l e0c6200c core cpu l built-in lcd driver l serial interface n description micro mini "E0C6008" is a single chip microcomputer for battery-driven products with 7-segment lcd display. it achieves low cost performance, and is suitable for a product added some feature instead of standard ic. it consists that seiko epson's original core cpu e0c6200c, lcd driver (48 segments 4 commons), 832 words ram, 4k words rom, serial interface, clock timer and so on. n features l cmos lsi 4-bit parallel processing l main clock ....................................................... 32.768khz l sub clock ........................................................ 500khz (typ. cr/ceramic) l instruction set .................................................. 108 instructions l rom capacity ................................................. 4,096 12 bits l ram capacity .................................................. 832 4 bits l i/o port ............................................................ i: 9 bits o: 8 bits i/o: 8 bits l battery low detection circuit (bld) ................. 1.2v (e0c60l08) 2.4v (E0C6008) 2.4v (e0c60a08) l clock timer ...................................................... 1ch. l stopwatch timer .............................................. 1ch. l watchdog timer ............................................... built-in l serial interface ................................................ synchronous 8 bits l lcd driver ....................................................... 48 segments 4/3/2 commons l operation voltage ........................................... 0.9 to 1.7v (e0c60l08) 1.8 to 3.5v (E0C6008) 2.2 to 3.5v (e0c60a08) l power consumption ........................................ 1.0a (32.768khz x'tal, 3.0v, halt) 2.2a (32.768khz x'tal, 3.0v, run) 50a (500khz ceramic, 3.0v, run) l package .......................................................... die form, qfp15-100pin or qfp5-100pin low voltage operation products
2 E0C6008 n block diagram osc1 osc2 osc3 osc4 ampp ampm com0? seg0?7 v dd v l1 v l2 v l3 ca cb v s1 v ss k00?03, k10 k20?23 test reset p00?03 p10?13 r00?03 r10?13 sin sout sclk core cpu e0c6200c rom 4,096 words 12 bits system reset control interrupt generator ram 832 words 4 bits lcd driver 48 seg 4 com power controller osc svd event counter comparator sound generator serial i/f timer stopwatch input port i/o port output port n pin configuration 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 com1 com0 seg47 seg46 seg45 seg44 seg43 seg42 seg41 seg40 seg39 seg38 seg37 seg36 seg35 seg34 seg33 seg32 seg31 seg30 no. pin name 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 seg10 seg9 seg8 seg7 seg6 seg5 seg4 seg3 seg2 seg1 seg0 ampp ampm k23 k22 k21 k20 k10 k03 k02 no. pin name 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 seg29 seg28 seg27 seg26 seg25 seg24 test seg23 seg22 seg21 seg20 seg19 seg18 seg17 seg16 seg15 seg14 seg13 seg12 seg11 no. pin name 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 k01 k00 sin sout n.c. sclk p03 p02 p01 p00 n.c. n.c. p13 p12 p11 p10 r03 r02 r01 r00 n.c. = no connection no. pin name 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 r12 r11 r10 r13 v ss reset osc4 osc3 v s1 osc2 osc1 v dd v l3 v l2 v l1 ca cb n.c. com3 com2 no. pin name 51 80 31 50 index 30 1 100 81 E0C6008 qfp5-100pin
3 E0C6008 n pin description pin name v dd v ss v s1 v l1 v l2 v l3 ca, cb osc1 osc2 osc3 osc4 k00?03 k10 k20?23 p00?03 p10?13 r00?03 r10 r13 r11 r12 sin sout sclk ampp ampm seg0?7 com0? reset test pin no. function power supply pin (+) power supply pin (-) oscillation and internal logic system voltage output pin lcd drive voltage output pin (approx. -1.05 v or 1/2? l2 ) lcd drive voltage output pin (2? l1 or approx. -2.10 v) lcd drive voltage output pin (3? l1 or 3/2? l2 ) boost capacitor connecting pin cryctal oscillation input pin crystal oscillation output pin cr or ceramic oscillation input pin * (n.c. for E0C6008 and e0c60l08) cr or ceramic oscillation output pin * (n.c. for E0C6008 and e0c60l08) input port pin input port pin input port pin i/o port pin i/o port pin output port pin output port pin or bz output pin * output port pin or bz output pin * output port pin or siof output pin * output port pin or fout output pin * serial interface data input pin serial interface data output pin serial interface clock input/output pin analog comparator non-inverted input pin analog comparator inverted input pin lcd segment output pin or dc output pin * lcd common output pin (1/2, 1/3 or 1/4 duty are selectable * ) initial reset input pin input pin for test qfp5-100 92 85 89 95 94 93 96, 97 91 90 88 87 62?9 58 57?4 70?7 76?3 80?7 83 84 82 81 63 64 66 52 53 51?8, 26? 2, 1, 100, 99 86 27 qfp15-100 90 83 87 93 92 91 94, 95 89 88 86 85 61?8 57 56?3 70?7 74?1 78?5 81 82 80 79 62 63 65 51 52 50?9, 37?6, 24? 100?7 84 25 i/o (i) (i) i o i o i i i i/o i/o o o o o o i o i/o i i o o i i * can be selected by mask option 51 75 26 50 index 25 1 100 76 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 seg47 seg46 seg45 seg44 seg43 seg42 seg41 seg40 seg39 seg38 seg37 seg36 seg35 seg34 seg33 seg32 seg31 seg30 seg29 seg28 no. pin name 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 seg9 seg8 seg7 seg6 seg5 seg4 seg3 seg2 seg1 seg0 ampp ampm k23 k22 k21 k20 k10 k03 k02 k01 no. pin name 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 seg27 seg26 seg25 seg24 test seg23 seg22 seg21 seg20 seg19 seg18 seg17 seg16 seg15 seg14 seg13 seg12 n.c. seg11 seg10 no. pin name 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 k00 sin sout n.c. sclk n.c. p03 p02 p01 p00 p13 p12 p11 p10 r03 r02 r01 r00 r12 r11 n.c. = no connection no. pin name 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 r10 r13 v ss reset osc4 osc3 v s1 osc2 osc1 v dd v l3 v l2 v l1 ca cb n.c. com3 com2 com1 com0 no. pin name E0C6008 qfp15-100pin
4 E0C6008 n basic external connection diagram E0C6008 and e0c60l08 e0c60a08 k00 : k03 k10 k20 : k23 p00 : p03 p10 : p13 sin sout sclk ampm ampp r00 : r03 r11 (lamp) r12 (fout) seg0 seg47 com0 com3 r10 (bz) r13 (bz) cb ca v l1 v l2 v l3 v dd osc1 osc2 v s1 osc3 osc4 reset test v ss + lamp piezo c 1 c 2 c 5 n.c. 3.0 v (E0C6008) or 1.5 v (e0c60l08) n.c. c p c 4 c 3 c gx x'tal E0C6008 e0c60l08 lcd panel i/o sio o i x'tal c gx c 1 c 2 c 3 c 4 c 5 c p r a1 r a2 crystal oscillator trimmer capacitor capacitor capacitor capacitor capacitor capacitor capacitor protection resistor protection resistor 32.768 khz or 38.400 khz, c i = 35 k w 5?5 pf 0.1 f 0.1 f 0.1 f 0.1 f 0.1 f 3.3 f 100 w 100 w r13 (bz) r10 (bz) r a2 when the piezoelectric buzzer is driven directly r a1 piezo k00 : k03 k10 k20 : k23 p00 : p03 p10 : p13 sin sout sclk ampm ampp r00 : r03 r11 (lamp) r12 (fout) seg0 seg47 com0 com3 r10 (bz) r13 (bz) cb ca v l1 v l2 v l3 v dd osc1 osc2 v s1 osc3 osc4 reset test v ss + lamp piezo c 1 c 2 c 5 cr c gc r cr c dc 3.0 v c p c 4 c 3 c gx x'tal e0c60a08 lcd panel i/o sio o i x'tal c gx cr c gc c dc r cr c 1 c 2 c 3 c 4 c 5 c p r a1 r a2 crystal oscillator trimmer capacitor ceramic oscillator gate capacitor drain capacitor resistor for cr oscillation capacitor capacitor capacitor capacitor capacitor capacitor protection resistor protection resistor 32.768 khz or 38.400 khz, c i = 35 k w 5?5 pf 500 khz 100 pf 100 pf 82 k w 0.1 f 0.1 f 0.1 f 0.1 f 0.1 f 3.3 f 100 w 100 w r13 (bz) r10 (bz) r a2 when the piezoelectric buzzer is driven directly r a1 piezo * 1 * 1 ceramic oscillation * 2 cr oscillation * 2 note: the above tables are simply an example, and are not guaranteed to work.
5 E0C6008 n electrical characteristics l absolute maximum ratings E0C6008 and e0c60a08 rating supply voltage input voltage (1) input voltage (2) permissible total output current * 1 operating temperature storage temperature soldering temperature / time permissible dissipation * 2 ( v dd =0v ) symbol v ss v i v iosc s i vss topr tstg tsol p d value -5.0 to 0.5 v ss -0.3 to 0.5 v s1 -0.3 to 0.5 10 -20 to 70 -65 to 150 260 c, 10sec ( lead section ) 250 unit v v v ma c c mw * 1: * 2: the permissible total output current is the sum total of the current (average current) that simultaneously flows from the outpu t pins (or is draw in). in case of plastic package. e0c60l08 rating supply voltage input voltage (1) input voltage (2) permissible total output current * 1 operating temperature storage temperature soldering temperature / time permissible dissipation * 2 ( v dd =0v ) symbol v ss v i v iosc s i vss topr tstg tsol p d value -2.0 to 0.5 v ss -0.3 to 0.5 v s1 -0.3 to 0.5 10 -20 to 70 -65 to 150 260 c, 10sec ( lead section ) 250 unit v v v ma c c mw * 1: * 2: the permissible total output current is the sum total of the current (average current) that simultaneously flows from the outpu t pins (or is draw in). in case of plastic package. l recommended operating conditions E0C6008 condition supply voltage oscillation frequency ( ta=-20 to 70 c ) symbol v ss f osc1 unit v khz khz max. -1.8 typ. -3.0 32.768 38.400 min. -3.5 remark v dd =0v either one is selected e0c60l08 condition supply voltage oscillation frequency * 1: * 2: ( ta=-20 to 70 c ) symbol v ss f osc1 unit v v v khz khz max. -1.1 -0.9 * 2 -1.2 typ. -1.5 -1.5 -1.5 32.768 38.400 min. -1.7 -1.7 -1.7 when switching to heavy load protection mode. the possibility of lcd panel display differs depending on the characteristics of the lcd panel. remark v dd =0v v dd =0v, with software control * 1 v dd =0v, when analog comparator is used either one is selected e0c60a08 condition supply voltage oscillation frequency (1) oscillation frequency (2) ( ta=-20 to 70 c ) symbol v ss f osc1 f osc3 unit v khz khz khz max. -2.2 600 typ. -3.0 32.768 38.400 500 min. -3.5 50 remark v dd =0v either one is selected duty 50 5%
6 E0C6008 l dc characteristics E0C6008 and e0c60a08 characteristic high level input voltage (1) high level input voltage (2) low level input voltage (1) low level input voltage (2) high level input current (1) high level input current (2) high level input current (3) low level input current high level output current (1) high level output current (2) low level output current (1) low level output current (2) common output current segment output current (during lcd output) segment output current (during dc output) (unless otherwise specified: v dd =0v, v ss =-3.0v, f osc1 =32.768khz, ta=25 c, v s1 /v l1 ? l3 are internal voltage, c 1 ? 5 =0.1 f) symbol v ih1 v ih2 v il1 v il2 i ih1 i ih2 i ih3 i il i oh1 i oh2 i ol1 i ol2 i oh3 i ol3 i oh4 i ol4 i oh5 i ol5 unit v v v v a a a a ma ma ma ma a a a a a a max. 0 0 0.8? ss 0.9? ss 0.5 16 100 0 -1.8 -0.9 -3 -3 -200 typ. min. 0.2? ss 0.1? ss v ss v ss 0 4 25 -0.5 6.0 3.0 3 3 200 condition k00?3, k10, k20?3, p00?3 p10?3, sin sclk, reset, test k00?3, k10, k20?3, p00?3 p10?3, sin sclk, reset, test v ih1 =0v k00?3, k10, k20?3, p00?3 no pull-down p10?3, sin, sclk, ampp ampm, reset v ih2 =0v k00?3, k10, k20?3, sin with pull-down sclk v ih3 =0v p00?3, p10?3, reset, test with pull-down v il =v ss k00?3, k10, k20?3, p00?3 p10?3, sin, sclk, ampp ampm, reset, test v oh1 =0.1? ss r10, r11, r13 v oh2 =0.1? ss r00?3, r12, p00?3, p10?3 sout, sclk v ol1 =0.9? ss r10, r11, r13 v ol2 =0.9? ss r00?3, r12, p00?3, p10?3 sout, sclk v oh3 =-0.05v com0? v ol3 =v l3 +0.05v v oh4 =-0.05v seg0?7 v ol4 =v l3 +0.05v v oh5 =0.1? ss seg0?7 v ol5 =0.9? ss e0c60l08 characteristic high level input voltage (1) high level input voltage (2) low level input voltage (1) low level input voltage (2) high level input current (1) high level input current (2) high level input current (3) low level input current high level output current (1) high level output current (2) low level output current (1) low level output current (2) common output current segment output current (during lcd output) segment output current (during dc output) (unless otherwise specified: v dd =0v, v ss =-1.5v, f osc1 =32.768khz, ta=25 c, v s1 /v l1 ? l3 are internal voltage, c 1 ? 5 =0.1 f) symbol v ih1 v ih2 v il1 v il2 i ih1 i ih2 i ih3 i il i oh1 i oh2 i ol1 i ol2 i oh3 i ol3 i oh4 i ol4 i oh5 i ol5 unit v v v v a a a a a a a a a a a a a a max. 0 0 0.8? ss 0.9? ss 0.5 10 60 0 -300 -150 -3 -3 -100 typ. min. 0.2? ss 0.1? ss v ss v ss 0 2 12 -0.5 1400 700 3 3 100 condition k00?3, k10, k20?3, p00?3 p10?3, sin sclk, reset, test k00?3, k10, k20?3, p00?3 p10?3, sin sclk, reset, test v ih1 =0v k00?3, k10, k20?3, p00?3 no pull-down p10?3, sin, sclk, ampp ampm, reset v ih2 =0v k00?3, k10, k20?3, sin with pull-down sclk v ih3 =0v p00?3, p10?3, reset, test with pull-down v il =v ss k00?3, k10, k20?3, p00?3 p10?3, sin, sclk, ampp ampm, reset, test v oh1 =0.1? ss r10, r11, r13 v oh2 =0.1? ss r00?3, r12, p00?3, p10?3 sout, sclk v ol1 =0.9? ss r10, r11, r13 v ol2 =0.9? ss r00?3, r12, p00?3, p10?3 sout, sclk v oh3 =-0.05v com0? v ol3 =v l3 +0.05v v oh4 =-0.05v seg0?7 v ol4 =v l3 +0.05v v oh5 =0.1? ss seg0?7 v ol5 =0.9? ss
7 E0C6008 l analog circuit characteristics and current consumption E0C6008 (normal operating mode) characteristic lcd drive voltage bld voltage * 1 bld circuit response time sub-bld voltage sub-bld circuit response time analog comparator input voltage analog comparator offset voltage analog comparator response time current consumption * 1: * 2: (unless otherwise specified: v dd =0v, v ss =-3.0v, f osc1 =32.768khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 ? 5 =0.1 f) symbol v l1 v l2 v l3 v b0 v b1 v b2 v b3 v b4 v b5 v b6 v b7 t b v bs t bs v ip v im v of t amp i op unit v v v v v v v v v v v sec v sec v mv msec a a max. 1/2? l2 0.9 -1.90 3/2? l2 0.9 -2.05 -2.10 -2.15 -2.20 -2.25 -2.30 -2.35 -2.40 100 -2.25 100 v dd -0.9 10 3 2.0 4.0 typ. -2.10 -2.20 -2.25 -2.30 -2.35 -2.40 -2.45 -2.50 -2.55 -2.40 1.0 2.2 min. 1/2? l2 - 0.1 -2.30 3/2? l2 - 0.1 -2.35 -2.40 -2.45 -2.50 -2.55 -2.60 -2.65 -2.70 -2.55 v ss +0.3 the relationships among v b0 ? b7 are v b0 >v b1 >v b2 >...v b5 >v b6 >v b7 . the bld circuit, sub-bld circuit and analog comparator are in the off status. condition connect 1 m w load resistor between v dd and v l1 (without panel load) connect 1 m w load resistor between v dd and v l2 (without panel load) connect 1 m w load resistor between v dd and v l3 (without panel load) blc="0" blc="1" blc="2" blc="3" blc="4" blc="5" blc="6" blc="7" non-inverted input (ampp) inverted input (ampm) v ip =-1.5v v im =v ip 15mv during halt without during operation * 2 panel load E0C6008 (heavy load protection mode) characteristic lcd drive voltage bld voltage * 1 bld circuit response time sub-bld voltage sub-bld circuit response time analog comparator input voltage analog comparator offset voltage analog comparator response time current consumption * 1: * 2: (unless otherwise specified: v dd =0v, v ss =-3.0v, f osc1 =32.768khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 ? 5 =0.1 f) symbol v l1 v l2 v l3 v b0 v b1 v b2 v b3 v b4 v b5 v b6 v b7 t b v bs t bs v ip v im v of t amp i op unit v v v v v v v v v v v sec v sec v mv msec a a max. 1/2? l2 0.9 -1.90 3/2? l2 0.9 -2.05 -2.10 -2.15 -2.20 -2.25 -2.30 -2.35 -2.40 100 -2.25 100 v dd -0.9 10 3 20 25 typ. -2.10 -2.20 -2.25 -2.30 -2.35 -2.40 -2.45 -2.50 -2.55 -2.40 10 12 min. 1/2? l2 - 0.1 -2.30 3/2? l2 - 0.1 -2.35 -2.40 -2.45 -2.50 -2.55 -2.60 -2.65 -2.70 -2.55 v ss +0.3 the relationships among v b0 ? b7 are v b0 >v b1 >v b2 >...v b5 >v b6 >v b7 . the bld circuit and sub-bld circuit are in the on status (hlmod="1", bls="0"). the analog comparator is in the off status. condition connect 1 m w load resistor between v dd and v l1 (without panel load) connect 1 m w load resistor between v dd and v l2 (without panel load) connect 1 m w load resistor between v dd and v l3 (without panel load) blc="0" blc="1" blc="2" blc="3" blc="4" blc="5" blc="6" blc="7" non-inverted input (ampp) inverted input (ampm) v ip =-1.5v v im =v ip 15mv during halt without during operation * 2 panel load
8 E0C6008 e0c60l08 (normal operating mode) characteristic lcd drive voltage bld voltage * 1 bld circuit response time sub-bld voltage sub-bld circuit response time analog comparator input voltage analog comparator offset voltage analog comparator response time current consumption * 1: * 2: (unless otherwise specified: v dd =0v, v ss =-1.5v, f osc1 =32.768khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 ? 5 =0.1 f) symbol v l1 v l2 v l3 v b0 v b1 v b2 v b3 v b4 v b5 v b6 v b7 t b v bs t bs v ip v im v of t amp i op unit v v v v v v v v v v v sec v sec v mv msec a a max. -0.95 2? l1 0.9 3? l1 0.9 -0.95 -1.00 -1.05 -1.10 -1.15 -1.20 -1.25 -1.30 100 -1.10 100 v dd -0.9 20 3 2.0 4.0 typ. -1.05 -1.05 -1.10 -1.15 -1.20 -1.25 -1.30 -1.35 -1.40 -1.20 1.0 2.2 min. -1.15 2? l1 - 0.1 3? l1 - 0.1 -1.15 -1.20 -1.25 -1.30 -1.35 -1.40 -1.45 -1.50 -1.30 v ss +0.3 the relationships among v b0 ? b7 are v b0 >v b1 >v b2 >...v b5 >v b6 >v b7 . the bld circuit, sub-bld circuit and analog comparator are in the off status. condition connect 1 m w load resistor between v dd and v l1 (without panel load) connect 1 m w load resistor between v dd and v l2 (without panel load) connect 1 m w load resistor between v dd and v l3 (without panel load) blc="0" blc="1" blc="2" blc="3" blc="4" blc="5" blc="6" blc="7" non-inverted input (ampp) inverted input (ampm) v ip =-1.1v v im =v ip 30mv during halt without during operation * 2 panel load e0c60l08 (heavy load protection mode) max. -0.95 2? l1 0.85 3? l1 0.85 -0.95 -1.00 -1.05 -1.10 -1.15 -1.20 -1.25 -1.30 100 -1.10 100 v dd -0.9 20 3 10 15 typ. -1.05 -1.05 -1.10 -1.15 -1.20 -1.25 -1.30 -1.35 -1.40 -1.20 6.5 8.5 min. -1.15 2? l1 - 0.1 3? l1 - 0.1 -1.15 -1.20 -1.25 -1.30 -1.35 -1.40 -1.45 -1.50 -1.30 v ss +0.3 characteristic lcd drive voltage bld voltage * 1 bld circuit response time sub-bld voltage sub-bld circuit response time analog comparator input voltage analog comparator offset voltage analog comparator response time current consumption * 1: * 2: (unless otherwise specified: v dd =0v, v ss =-1.5v, f osc1 =32.768khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 ? 5 =0.1 f) symbol v l1 v l2 v l3 v b0 v b1 v b2 v b3 v b4 v b5 v b6 v b7 t b v bs t bs v ip v im v of t amp i op unit v v v v v v v v v v v sec v sec v mv msec a a the relationships among v b0 ? b7 are v b0 >v b1 >v b2 >...v b5 >v b6 >v b7 . the bld circuit and sub-bld circuit are in the on status (hlmod="1", bls="0"). the analog comparator is in the off status. condition connect 1 m w load resistor between v dd and v l1 (without panel load) connect 1 m w load resistor between v dd and v l2 (without panel load) connect 1 m w load resistor between v dd and v l3 (without panel load) blc="0" blc="1" blc="2" blc="3" blc="4" blc="5" blc="6" blc="7" non-inverted input (ampp) inverted input (ampm) v ip =-1.1v v im =v ip 30mv during halt without during operation * 2 panel load
9 E0C6008 e0c60a08 (normal operating mode) characteristic lcd drive voltage bld voltage * 1 bld circuit response time sub-bld voltage sub-bld circuit response time analog comparator input voltage analog comparator offset voltage analog comparator response time current consumption * 1: * 2: (unless otherwise specified: v dd =0v, v ss =-3.0v, f osc1 =32.768khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 ? 5 =0.1 f) symbol v l1 v l2 v l3 v b0 v b1 v b2 v b3 v b4 v b5 v b6 v b7 t b v bs t bs v ip v im v of t amp i op unit v v v v v v v v v v v sec v sec v mv msec a a a max. -0.95 2? l1 0.9 3? l1 0.9 -2.05 -2.10 -2.15 -2.20 -2.25 -2.30 -2.35 -2.40 100 -2.25 100 v dd -0.9 10 3 2.0 5.0 70 typ. -1.05 -2.20 -2.25 -2.30 -2.35 -2.40 -2.45 -2.50 -2.55 -2.40 1.1 3.0 50 min. -1.15 2? l1 - 0.1 3? l1 - 0.1 -2.35 -2.40 -2.45 -2.50 -2.55 -2.60 -2.65 -2.70 -2.55 v ss +0.3 the relationships among v b0 ? b7 are v b0 >v b1 >v b2 >...v b5 >v b6 >v b7 . the bld circuit, sub-bld circuit and analog comparator are in the off status. condition connect 1 m w load resistor between v dd and v l1 (without panel load) connect 1 m w load resistor between v dd and v l2 (without panel load) connect 1 m w load resistor between v dd and v l3 (without panel load) blc="0" blc="1" blc="2" blc="3" blc="4" blc="5" blc="6" blc="7" non-inverted input (ampp) inverted input (ampm) v ip =-1.5v v im =v ip 15mv during halt without during operation * 2 panel load during operation at 500khz * 2 e0c60a08 (heavy load protection mode) characteristic lcd drive voltage bld voltage * 1 bld circuit response time sub-bld voltage sub-bld circuit response time analog comparator input voltage analog comparator offset voltage analog comparator response time current consumption * 1: * 2: (unless otherwise specified: v dd =0v, v ss =-3.0v, f osc1 =32.768khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 ? 5 =0.1 f) symbol v l1 v l2 v l3 v b0 v b1 v b2 v b3 v b4 v b5 v b6 v b7 t b v bs t bs v ip v im v of t amp i op unit v v v v v v v v v v v sec v sec v mv msec a a a max. -0.95 2? l1 0.9 3? l1 0.9 -2.05 -2.10 -2.15 -2.20 -2.25 -2.30 -2.35 -2.40 100 -2.25 100 v dd -0.9 10 3 10 15 75 typ. -1.05 -2.20 -2.25 -2.30 -2.35 -2.40 -2.45 -2.50 -2.55 -2.40 6.5 8.5 55 min. -1.15 2? l1 - 0.1 3? l1 - 0.1 -2.35 -2.40 -2.45 -2.50 -2.55 -2.60 -2.65 -2.70 -2.55 v ss +0.3 the relationships among v b0 ? b7 are v b0 >v b1 >v b2 >...v b5 >v b6 >v b7 . the bld circuit and sub-bld circuit are in the on status (hlmod="1", bls="0"). the analog comparator is in the off status. condition connect 1 m w load resistor between v dd and v l1 (without panel load) connect 1 m w load resistor between v dd and v l2 (without panel load) connect 1 m w load resistor between v dd and v l3 (without panel load) blc="0" blc="1" blc="2" blc="3" blc="4" blc="5" blc="6" blc="7" non-inverted input (ampp) inverted input (ampm) v ip =-1.5v v im =v ip 15mv during halt without during operation * 2 panel load during operation at 500khz * 2
10 E0C6008 l oscillation characteristics oscillation characteristics will vary according to different conditions (elements used, boad pattern). use the following char- acteristics are as reference values. E0C6008 (osc1 crystal oscillation) characteristic oscillation start voltage oscillation stop voltage built-in capacitance (drain) frequency/voltage deviation frequency/ic deviation frequency adjustment range harmonic oscillation start voltage permitted leak resistance symbol vsta vstp c d d f/ d v d f/ d ic d f/ d c g v hho r leak unit v v pf ppm ppm ppm v m w max. 5 10 -3.5 typ. 20 45 min. -1.8 -1.8 -10 35 200 condition t sta 5sec ( v ss ) t stp 10sec ( v ss ) including the parasitic capacitance inside the chip v ss =-1.8 to -3.5v c g =5 to 25pf ( v ss ) between osc1 and v dd (unless otherwise specified: v dd =0v, v ss =-3.0v, crystal: c-002r (c i =35k w ), c g =25pf, c d =built-in, ta=25 c) e0c60l08 (osc1 crystal oscillation) characteristic oscillation start voltage oscillation stop voltage built-in capacitance (drain) frequency/voltage deviation frequency/ic deviation frequency adjustment range harmonic oscillation start voltage permitted leak resistance * 1: symbol vsta vstp c d d f/ d v d f/ d ic d f/ d c g v hho r leak unit v v pf ppm ppm ppm v m w max. 5 10 -1.7 typ. 20 45 min. -1.1 -1.1 (-0.9) * 1 -10 35 200 parentheses indicate value for operation in heavy load protection mode. condition t sta 5sec ( v ss ) t stp 10sec ( v ss ) including the parasitic capacitance inside the chip v ss =-1.1 (-0.9) * 1 to -1.7v c g =5 to 25pf ( v ss ) between osc1 and v dd (unless otherwise specified: v dd =0v, v ss =-1.5v, crystal: c-002r (c i =35k w ), c g =25pf, c d =built-in, ta=25 c) e0c60a08 (osc1 crystal oscillation) characteristic oscillation start voltage oscillation stop voltage built-in capacitance (drain) frequency/voltage deviation frequency/ic deviation frequency adjustment range harmonic oscillation start voltage permitted leak resistance symbol vsta vstp c d d f/ d v d f/ d ic d f/ d c g v hho r leak unit v v pf ppm ppm ppm v m w max. 5 10 -3.5 typ. 20 45 min. -2.2 -2.2 -10 35 200 condition t sta 5sec ( v ss ) t stp 10sec ( v ss ) including the parasitic capacitance inside the chip v ss =-2.2 to -3.5v c g =5 to 25pf ( v ss ) between osc1 and v dd unless otherwise specified: v dd =0v, v ss =-3.0v, crystal: c-002r (c i =35k w ), c g =25pf, c d =built-in, ta=25 c e0c60a08 (osc3 cr oscillation) characteristic oscillation frequency dispersion oscillation start voltage oscillation start time oscillation stop voltage symbol f osc3 vsta t sta vstp unit % v msec v max. 30 3 typ. 480khz min. -30 -2.2 -2.2 condition (v ss ) v ss =-2.2 to -3.5v (v ss ) (unless otherwise specified: v dd =0v, v ss =-3.0v, r cr =82k w , ta=25 c) e0c60a08 (osc3 ceramic oscillation) characteristic oscillation start voltage oscillation start time oscillation stop voltage symbol vsta t sta vstp unit v msec v max. 5 typ. min. -2.2 -2.2 condition (v ss ) v ss =-2.2 to -3.5v (v ss ) (unless otherwise specified: v dd =0v, v ss =-3.0v, ceramic oscillator: 500khz, c gc =c dc =100pf, ta=25 c)
E0C6008 notice: no part of this material may be reproduced or duplicated in any form or by any means without the written permission of seiko ep son. seiko epson reserves the right to make changes to this material without notice. seiko epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is n o representation that this material is applicable to products requiring high level reliability, such as, medical products. moreover, no license to an y intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accord ance with this material will be free from any patent or copyright infringement of a third party. this material or portions thereof may contain technology or the subject relating to strategic products under the control of the foreign exchange and foreign trade control law of japan and may require an export license from the ministry of international trade and industry or other approval from another government agency. ? seiko epson corporation 1999 all right reserved. seiko epson corporation electronic devices marketing division ic marketing & engineering group ed international marketing department i (europe & u.s.a.) 421-8, hino, hino-shi, tokyo 191-8501, japan phone : 042-587-5812 fax : 042-587-5564 ed international marketing department ii (asia) 421-8, hino, hino-shi, tokyo 191-8501, japan phone : 042-587-5814 fax : 042-587-5110

▲Up To Search▲

Price & Availability of E0C6008

	To Download E0C6008 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .